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Abstract of thesis presented to the Senate ofUniversiti Putra Malaysia in fulfillment 
of the requirement for the degree of Master of Science 
DEVELOPMENT OF TEST PROCEDURE FOR CMOS OPERATIONAL 
AMPLIFIER APPLICATION CIRCUITS 
By 
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January 200 2 
Chairman : Dr. Bambang Sunaryo Suparjo 
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The integrated circuit (lC) is an ultra-small and fragile electrical system. A 
chip is basically an IC placed in a protective black plastic casing. The only contact 
the outside world has with the IC is through the chips input-output and power supply 
pins. ICs are also prone to damage and to locate damages inside a chip requires 
special probing techniques. These techniques are incorporated from the beginning of 
the design stage of a chip. Design for Testability (DFT) is a method applied to the 
design stage of chips such that electrical testing of the chips at the end of the 
production stage is greatly simplified. 
For a chip manufacturer, DFT helps cut production cost by shortening the 
time to test finished chips which eventually decreases the time to market the chip. 
Built-In Self Test (BIST) chips, an outcome of DFT, are ICs designed with extended 
circuitry dedicated to test its electrical behavior which eventually could inform a 
manufacturer where damage has occurred. The testing circuitry inside a BIST chip is 
complimented by a test pattern, which is a special signal that executes the actual 
testing. The main objective of this study is to develop a test procedure to test CMOS 
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Operational Amplifier (Op-Amp) application circuits. The focus in the development 
of the testing procedure is to find a suitable test pattern. 
The study conducted results in the success of developing the said test 
procedure. The development of the test procedure is aided by a powerful computer 
software from Tanner Research Inc. called Tanner Tools. It is used for circuit 
simulation and development of a mask layout for an Op-Amp. The major findings of 
this thesis is that a faulty Op-Amp application circuit behaves differently from a 
faultless Op-Amp application circuit. From this finding a test pattern can be derived 
by comparing between faulty and faultless Op-Amp application circuit behavior 
through simulation. The only disadvantage of the test pattern is that it could only 
detect damages in the Op-Amp if the damages occurs only one at any given time. 
Thus it can be argued that in relation to DFT for an Op-Amp application circuit, it is 
not impossible for damages to be pin-pointed using the developed procedure. 
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Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai 
memenuhi keperluan untuk ijazah Sarjana Sains 
PEMBANGUNAN TATACARA PENGUJIAN UNTUK LITAR APLIKASI 
PENGUAT PENGENDALIAN CMOS 
Oleh 
IZHAL BIN ABDUL HALIN 
Januari 200 2 
Pengerusi : Dr. Bambang Sunaryo Suparjo 
Fakulti : Kejuruteraan 
Litar bersepadu adalah sebuah sistem elektrik yang sangat kecil dan rapuh. 
Litar bersepadu yang diletakkan dalam sebuah bekas plastik hitam untuk tujuan 
perlindungan dikenali sebagai sebuah cip. Hubungan antara litar bersepadu dan 
dunia luar adalah hanya melalui pin-pin masukan-keluaran dan pin-pin kuasa cip 
tersebut. Litar besepadu juga boleh rosak dan teknik pengujian khas adalah perlu 
untuk mengenalpasti kerosakan tersebut. Teknik pengujian ini dilaksanakan dari 
permulaan pembikinan sesebuah cip iaitu pada peringkat rekabentuk. Rekabentuk 
Untuk Pengujian (DFT) adalah sebuah teknik yang diterapkan ke dalam proses 
merekabentuk sesebuah cip agar ujian elektrik yang dijalankan ke  atas cip tersebut 
pada akhir proses pengeluaran dapat dipermudahkan. 
DFT dapat membantu pengeluar cip mengurangkan kos produksi dengan 
memendekkan masa pengujian cip-cip yang siap, seraya itu mengurangkan masa 
untuk penjualan cip-cip tersebut. Cip-cip dengan kebolehan " Built-In Self Test" 
(BIST) adalah hasil penemuan teknik DFT dimana sesebuah cip BIST dibuat dengan 
litar tambahan yang dikhaskan untuk tujuan menguji tindakbalas elektrik cip 
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tersebut supaya pengeluar dapat mengesan lokasi .sesehu m kerosakan daIam cIp 
keularan mereka. Litar pengujian dalam cip BIST disekalikan dengan sebuah corak 
pengujian iaitu suatu isyarat khas yang menjalankan ketja-ketja penguian. Tujuan 
utama kajian ini adalah untuk merekabentuk sebuah prosedur untuk menguji litar 
aplikasi penguat pengendalian CMOS. Untuk tujuan tersebuat, kajian ini 
mengkhusus untuk mencari sebuah corak pengujian yang sesuai bagi litar tersebut. 
Pada akhir kajian ini, sebuah tatacara pengujian betjaya direkabentuk. Proses 
merekabentuk tatacara pengujian ini dibantu dengan penggunaan sebuah perisian 
komputer dari Tanner Inc. iaitu Tanner Tools. Ianya digunakan bagi tujuan simulasi 
litar dan untuk melukis gambarajah top eng bentangan sebuah litar penguat 
pengendalian. Penemuan utama kajian ini menunjukkan bahawa sebuah litar penguat 
pengendalian yang rosak bertindak luar biasa dari yang tidak rosak. Oleh itu dengan 
membuat perbandingan tindakbalas elektrik melalui simulasi komputer antara litar 
yang rosak dan tidak rosak, sebuah corak pengujian dapat direkabentuk. Kelemahan 
corak pengujian yang direkabentuk adalah ianya hanya dapat menunjukkan temp at 
kerosakan jika hanya satu kerosakan berlaku pada sesuatu masa. Namun begitu, 
boleh dikatakan bahawa merujuk kepada DFT untuk litar aplikasi penguat 
pengendalian, ianya tidak mustahil untuk mengesan kerosakan dengan menggunakan 
tatacara pengujian yang dihasilkan oleh kajian ini. 
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The microchip, an ultra-small and fragile electrical system is prone to 
damage either during the fabrication process or during the operation of the device 
itself. In microchip production, the final products are all identical because a master 
mold is used for production. This also implies that there is a large possibility that 
defects of all the products are also the same in nature. If the cause and location of 
damage in a microchip is identified before mass production, it could be prevented. 
Unlike in Digital Testing, Analog Testing is still new and needs to be 
developed. Although the testing methodology used in both digital and analog chips 
are almost alike, analog chips give more subjective test results. This is due to the 
nature of analog chips that have continuos flow of input-output signal levels. Digital 
chips on the other hand have only two input-output signal levels, which are logically 
true or false. 
Thus in analog chip testing, the test parameters are continuos signal levels of 
the inputs and outputs. By careful analysis of these parameters, proper testing 
sequence could be devised in order to systematically test analog chips. At the end of 
this thesis, the reader would be guided through the steps taken to produce a flow of 
stages required to test a Two Stage CMOS Operational Amplifier (Op-Amp) which 
is a very popular device used in chips today. 
1.1 Integrated Circuit and Testing 
An Integrated Circuit (IC) is an ultra-small circuit that is built on a piece of 
semiconducting substrate. It is very fragile thus concealed inside a special plastic 
package for protection. Concealed in this special package it is commonly known as a 
chip. In a chip, the only contact the IC has with the outside world is through the 
chips power supply pins and interface pins (input-output pins) . 
The IC in a chip is also prone to damage, which occur either during the 
fabrication process of the IC or during operation of the chip. The damages or better 
known as faults will cause chips to behave abnormally. They alter chips transfer 
characteristics, which results in the unpredictability of output. Fortunately this fact 
could be used to identify where faults had occurred. To run these tests, special test 
equipment are used to generate test patterns and analyze tests results. 
Modem day chip come with the ability to diagnose itself through a special 
system built into the chip. This special system could be activated whenever a chip 
has to be diagnosed. Once activated, the system will run tests designed especially for 
its host. Results from the test are obtained at the output pin(s) of the chip tested upon 
or known also as the Device Under Test (DUT) . A chip with this special ability is 
known as Built-In-Self-Test (BIST) chips. The system dedicated for testing in a 
BIST chip is an extended circuitry designed into an Ie. BIST chips could be tested 
without using expensive test equipment, but at what cost? 
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